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Abstract- A fast voltage detection method to assist with the low voltage ride-through (LVRT) operation of grid-
tied renewable energy generation systems is proposed in this paper. It is designed to detect every phase voltage 
so that it can be applied in both three-phase and single-phase applications. The whole voltage detection 
approach consists of two stages, the pre-filtering stage and the voltage detection stage. In the pre-filtering stage, 
a cascaded delayed signal cancellation (CDSC) module and a low-pass filter are connected in series to filter 
low-order harmonics and high-frequency noises. For eliminating the low-order harmonics of interest, different 
types of CDSC methods are studied in detail. Subsequently, a new orthogonal signal generator (OSG) is built 
to calculate the voltage amplitude in the voltage detection stage. Finally, the proposed voltage detection method 
is verified by experimental results.  
 
Index Terms—voltage detection, cascaded delayed signal cancellation, orthogonal signal generator, harmonic 
cancellation. 
I Introduction 
Along with the increasing penetration of distributed renewable energy generation systems, the grid stability 
and reliability are now facing significant challenges [1]. Especially, during the grid fault period, the behaviors 
of grid-tied converters have a significant impact on the grid stability. For instance, sudden disconnection of 
massive renewable power plants from the grid during voltage sag faults may trigger more severe problems than 
the initial event such as power outage and voltage flicker [2] [3]. Hence, many countries have enacted their 
grid codes to guide the operation of grid-tied renewable power systems [4] [5]. These new grid codes require 
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(a)                                                (b) 
Fig. 1. LVRT requirements (a) China: Q/GDW 617-2011. (b) The E.ON code for LVRT. 
Fig. 1(a) shows the Chinese LVRT standard for large-capacity grid-tied photovoltaic (PV) inverters. As 
shown, PV inverters should stay connected to the grid in the shaded area. Besides, they are also required to 
provide reactive power for dynamic network support during the fault period and in the recovery process [6]. 
The E.ON code shown in Fig. 1(b) defines the amount of injected reactive current during LVRT. The injection 
of reactive power should be sufficiently fast, e.g., the PV system should deliver the required reactive power 
within 30 ms [7]. Moreover, faster detection of the voltage sag means that the grid-tied converter has more 
respond time, which is beneficial for the converter safety. Therefore, the voltage variation ratio should be 
detected as fast as possible. 
Since the grid-tied converter is required to respond according to the variation of either line voltage or phase 
voltage [7], the adopted voltage detection method should have the capability of detecting each phase voltage. 
Consequently, conventional voltage detection approaches based on three-phase phase locked loop (PLL) such 
as DQ transformation method [8], cannot satisfy the new requirements. Several other voltage detection methods 
have been proposed in the literature, e.g., the RMS voltage detection [9], the peak voltage detection [10], and 
the discrete Fourier transform (DFT) [11] [12] [13], whose detection speed is too slow for LVRT operation. 
The peak voltage detection method maximally introduces half grid cycle delay, while both the RMS and FFT 
related methods induce one grid cycle delay [14]. Furthermore, for ensuring an accurate detection of the grid 
voltage under distorted conditions, the low-order harmonics and unbalanced variations of the grid voltage 
should be considered during the design. The current solutions are to either insert a digital filter into the PLLs 
[15 ] [16 ] [17 ], or use the positive and negative component separation methods [18 ] [19 ] to extract the 
fundamental voltage component for calculating the grid voltage. Note that, detecting each phase voltage 
separately with three independent single-phase PLLs is also valid for unbalanced voltage variations. However, 
as a matter of fact, the settling time of PLL related methods generally cannot be less than one grid cycle so that 
PLLs are not suitable for detecting the grid voltage variation ratio during LVRT operation. [14] presents a new 
detection method which is to detect both the maximum and zero voltage points. Its response time is affected by 
the position at which the voltage variation occurs, and the largest time delay is 10.1 ms.  
To meet the requirement of LVRT operation, a new voltage detection scheme is designed for detecting the 
grid voltage variation ratio as fast as possible, while providing high detection accuracy under generally distorted 
conditions. In this work, every phase voltage is detected separately as shown in Fig. 2. Since the delayed signal 
cancellation (DSC) technique has the advantages of easy implementation and less computational burden [20] 
[21] [22], a cascaded DSC (CDSC) module is used to eliminate the low-order odd harmonics of the sampled 
grid voltage signal in the pre-filtering stage. In addition, a low-pass filter is employed to filter possible high-
frequency noises. Next, a new orthogonal signal generator (OSG) is built to calculate the voltage amplitude in 
the voltage detection stage. The main contribution of this paper is developing a new OSG with fast dynamic 
speed. Also, a new harmonic cancellation method is introduced. Finally, a fast and accurate detection of the 



































Fig. 2. (a) The voltage detection approach for three-phase systems. (b) The proposed voltage detection method for each phase. 
II Proposed Orthogonal Signal Generator (OSG) for Voltage Detection   
Given the same detection principle of each phase voltage in Fig. 2, only the phase a ( ) sin( )a apV t V t , 
where apV  is the voltage amplitude and   is the angular frequency, is analyzed in this paper. Generally, an 
orthogonal signal V  with respect to aV  can be generated with the OSG technique so that the voltage 
amplitude can be given by 
2 2
ap aV V V  . The second order generalized integrator (SOGI) [23], the quarter-
cycle delay [24], and the first-order differential method [25] [26], are three typical OSG methods. SOGI 
provides low computation burden and strong filtering capability. However, it gives a settling time of more than 
half of the fundamental period [27]. The quarter-cycle delay introduces a time delay of one fourth of the 
fundamental period. Comparatively, the first-order differential method, which can derive the orthogonal signal 
in one sampling period, is the fastest OSG. As well known, higher accuracy of the first-order differential method 
requires higher sampling frequency, yet the high-frequency noise in the sampling process will be further 
amplified inevitably. To deal with these issues, a fast OSG algorithm, which is characterized by noise immunity 
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in which, 1T  is a predetermined delay time, and 1  and 2  are functions of 1T  and the grid frequency  . 
Different from previous OSGs, the developed OSG creates an orthogonal frame of 1sin( 0.5 )apV t T   and 
1cos( 0.5 )apV t T   instead of sin( )apV t  and cos( )apV t . It is worth noting that (1) is obtained by 
rigorous mathematical deduction without any approximation so that the accuracy of the proposed OSG is 
independent of the sampling frequency (see Fig. 3). From (1), the voltage amplitude can be achieved as 
2 2
1 2apV V V  . 
Note that 1T  is the only parameter which needs to be tuned in the proposed OSG. In what follows, the 
design considerations of 1T  are derived. Considering the high-frequency random noise xV  in the sampling 
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(b) Generated signal 2V . 
Fig. 3. Orthogonal signals constructed by the proposed OSG under different sampling frequencies. 
where, 1k  and 2k  are the possible maximal noise amplification factors of the developed OSG in the worst 
condition. Since 1T  is designed below 0.25  grid periods for the sake of fast response, 1k  is smaller than 2k  
so that 2k  is mainly considered during the tuning of 1T . Obviously, 2k  decreases remarkably and the 
response time increases linearly with the increased 1T . Consequently, it is necessary to find a good compromise 
between noise reduction and response speed. Industrial experience suggests that a noise amplification factor of 
10 can fully meet the precision requirement in most cases [28]. Considering the required fast detection of 
voltage sags during LVRT applications, 1T  is set as 1 ms so that 1 1.01k   and 2 6.4k  . Namely, the 
response time of the designed OSG is 1 ms in this work. The possible high-frequency noises can be rejected by 
a low-pass filter with 1 kHz cutoff frequency in the pre-filtering stage as shown in Fig. 2 (b).  
Note that, (1) is derived on the premise of known grid frequency  . Generally, the grid frequency is often 
measured with a PLL in grid-tied converters. Therefore, it is reasonable to assume the grid frequency is known 
for implementing the proposed OSG. The frequency   for calculating 1  and 2  should only update after 
the PLL settles to a new steady state. Consequently, the dynamic process of the PLL in response to voltage 
variations (amplitude or phase angle jump) does not affect the performance of voltage detection. In practice, 
the allowable variation range of the grid frequency is generally small in normal operation mode such as 0.2 Hz 
in China, which has negligible influence on the accuracy of the developed voltage detection method. Hence, 
this paper mainly focuses on the grid voltage variation cases. 
III Proposed Voltage Detection Method under Distorted Conditions 
To accurately detect the grid voltage under distorted conditions, a CDSC module is used to filter the sampled 
grid voltage signal before sending it to the voltage detection stage. The 5th, 7th, 11th and 13th harmonics are 
considered in this work because these harmonics are dominant low-order harmonics in the grid [14], [29]. It 
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Fig. 4. Three types of CDSC methods for eliminating the 5th, 7th, 11th and 13th harmonics. 
A. CDSC Method I 
The CDSC method I (see Fig. 4) based on the original delayed signal cancellation (ODSC) [20] [21] [22] is 
used for cancelling the concerned harmonics. For the sake of simplicity, the grid voltage with only the nth odd 
harmonic as 1( ) sin( ) sin( )a ap n nV t V t V n t        is assumed for illustrating the operator ODSCn. The output 
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  (4) 
in which, fT  is the fundamental period and dt  is the delay time. It is clear that the output does not contain 
the nth odd harmonic, while the fundamental component suffers from fixed amplitude and phase angle shift. 
Note that, the nth odd harmonic can be removed by ODSCn only when / (2 )d ft T n . The total delay time of the 
CDSC Method I is 0.255 fT , i.e., 5.1 ms for a 50 Hz power system (the grid frequency is assumed to be always 
50 Hz in the following discussions). 
B. CDSC Method II 
We firstly introduce a proposed delayed signal cancellation (PDSC) operator PDSCn for cancelling the n
th 
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It is obvious that the nth odd harmonic is eliminated for any given 0dt  . A close observation of (4) and 
(5) reveals that ODSCn is a special case of PDSCn with / (2 )d ft T n . Next, how to design PDSCn for 
eliminating the nth odd harmonic with less time delay is given. Considering the high-frequency random noise 
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The ratio of the random noise to the amplitude of the fundamental component in (6) is defined as 
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where 3( , )dk t n  is termed as the possible maximal noise amplification factor of PDSCn in the worst case. 
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Fig. 5 shows the relationship of the noise amplification factor versus the delay time. It is obvious that the 
noise amplification factor 3( , )dk t n  of PDSCn decreases with the increased dt  in the shown range. In terms 
of LVRT operation, a faster detection of the grid voltage variation ratio is preferred. Therefore, 3k  is set to 
around 3 so that the total delay time of four cascaded PDSCn (n= 5, 7, 11, 13) operators is 3.43 ms, which is 
1.67 ms less than that (5.1 ms) of the CDSC method I. However, the possible maximal noise amplification 
factor of such four PDSC blocks is 81, which may be not preferred in practice. Alternatively, the 5th and 7th 
harmonics are eliminated with PDSC5 and PDSC7, respectively, and the 11
th and 13th harmonics are removed 
with ODSC11 and ODSC13, respectively, as shown in Fig. 4. This method provides 4 ms time delay with the 
total noise amplification factor of 9, and is called the CDSC method II.  
 
Fig. 5. The noise amplification factor versus the delay time.  
C. CDSC Method III 
In previous discussions, either ODSCn or PDSCn is designed to eliminate only the n
th odd harmonic so that 
four DSC blocks are needed for cancelling the 5th, 7th, 11th and 13th harmonics. In this section, a new operator 
PDSCn&m with 2 / ( )d ft T n m   is used to remove the n
th and mth odd harmonics (m>n) simultaneously, so that 
the number of cascaded blocks can be reduced by half, with the resulting reduced computation and delay time. 
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To eliminate the 5th and 13th harmonics, dt  of PDSC5&13 should be / 9fT . Similarly, PDSC7&11 with 
/ 9d ft T  can remove both the 7
th and 11th harmonics. Therefore, only two cascaded blocks, PDSC5&13 and 
PDSC7&11, are needed for eliminating the 5
th, 7th, 11th, and 13th harmonics, and this method is named as the 
CDSC method III. With half number of the cascaded blocks, this approach can reduce the computational load 
compared with the CDSC I and II methods. In addition, the total delay time of the CDSC method III is 4.4 ms 
which is 0.7 ms less than that of the CDSC method I. From (7), the noise amplication factors of PDSC5&13 and 
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The noise amplification factors of the designed PDSC5&13 and PDSC7&11 are close to one, which means the 
CDSC method III has nearly the same noise rejection capability as the CDSC method I according to Fig. 5.  
As analyzed above, due to the CDSC module, the fundamental component suffers from a fixed amplitude 
shift, which is compensated by using a factor kamp as shown in Fig. 2(b). The compensating factors of different 
CDSC methods are shown as 
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TABLE I 
Detection time comparison of different methods considering low-order harmonic distortion 
Detection Method FFT-based Methods 
[11]-[13]  









CDSC I CDSC II CDSC III 
Detection Time 20 ms > 20 ms 20 ms 5 - 10.1 ms 6.6 ms 5.5 ms 5.9 ms 
 
D. Comparison with Previous Voltage Detection Methods  
The detection time comparison between previous voltage detection methods, and the proposed ones with 
different harmonic cancellation methods is listed in Table I for the condition of three-phase unbalanced voltage 
drop with low-order harmonic distortion. The developed method can detect the voltage amplitude within 6.6 
ms (CDSC I) or 5.5 ms (CDSC II) or 5.9 ms (CDSC III) when considering the 5th, 7th, 11th, and 13th harmonics. 
The detection time mentioned here is obtained considering both the pre-filtering stage and the voltage detection 
stage. It is worth mentioning that the detection time would increase slightly if more odd harmonics are 
considered. In terms of the detection time, the proposed methods are better than most of the previous methods 
which can provide accurate voltage measurement under distorted conditions. 
IV Experimental Results 
The proposed voltage detection method is verified experimentally on a DSP chip TMS30F28335-based 
platform. All the operations are conducted with 10 kHz sampling frequency. The normal voltage amplitude is 
310 V and the dropped voltage amplitude is set to 200 V. Along with the voltage amplitude drop, the 5th (6%), 
7th (4.8%), 11th (4%) and 13th (3.2%) voltage harmonics are added for testing the harmonic rejection 
performance of the developed voltage detection method. The corresponding experimental results are shown in 
Fig. 5. It can be observed that the detection method with CDSC I, CDSC II or CDSC III, can fast detect the 
voltage amplitude even under distorted grid voltages. The response time of the approach with PDSC (CDSC II 
or CDSC III) is less compared to the one (CDSC I) based on ODSC. The achieved reduction of the delay time 
by using PDSC is limited in this paper, however, the freedom to design the time delay as well as the possibility 
to reduce the number of cascaded modules makes PDSC interesting for applications related to harmonics 
cancellation.  
V Conclusions 
This paper presents a fast voltage detection method to assist with the LVRT operation of grid-tied renewable 
energy generation systems. With the proposed approach, the amplitude of each phase voltage can be measured 
in a fast and accurate way under generally distorted conditions. Firstly, a new OSG with fast response speed is 
analyzed in detail. The benefit of adopting the new OSG is that the detection time of the grid voltage is 
significantly reduced. Secondly, based on DSC, a novel harmonic cancellation block is developed such that 
both the delay time and number of the cascaded DSC blocks for eliminating the low-order harmonics of interest 
can be reduced. Finally, the presented voltage detection method is verified by experimental results.  
   
(a) CDSC Method I 
   
(b) CDSC Method II 
   
(c) CDSC Method III 
Fig. 5. Experimental results of the proposed voltage detection method. 
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